| 000 | 01234nam a2200325 4500 | ||
|---|---|---|---|
| 005 | 20200209161309.0 | ||
| 008 | 090210s2007 flu eng | ||
| 020 |
_a1420051547 (alk.paper) _c2669 Bht |
||
| 040 | _aSPU | ||
| 049 | _bSPU-BK | ||
| 050 | 0 | 0 |
_aTK 7868.D5 _bC38V 2007 |
| 100 | 0 |
_aCavanagh, Joseph _9156610 |
|
| 245 | 1 | 0 |
_aVerilog HDL : _bdigital design and modeling _h[book] |
| 260 |
_aBoca Raton, FL : _bCRC Press, _c2007 |
||
| 300 |
_axviii, 900 p. : _bill. ; _c25 cm. |
||
| 449 | 0 | _a110703 | |
| 449 | 0 | _a110701 | |
| 449 | 0 | _aL00999 | |
| 504 | _aIncludes idnex | ||
| 505 | 0 | _aOverview | |
| 505 | 0 | _aLanguage elements | |
| 505 | 0 | _aExpressions | |
| 650 | 0 |
_aDIGITAL ELECTRONICS _934830 |
|
| 650 | 0 |
_aLOGIC CIRCUITS _xCOMPUTER-AIDED DESIGN _991784 |
|
| 650 | 0 |
_aVERILOG (COMPUTER HARDWARE DESCRIPTION LANGUAGE) _991785 |
|
| 910 |
_aอ.สุรชัย _bBooknet _c241008/061108 |
||
| 942 | _cGEN | ||
| 998 | _aniparat 0209 | ||
| 999 | _c129607 | ||